


## 12.0 Digital Design

### Problem with Unsynchronized Inputs


If the finite state machine (FSM) input  $X$  is not synchronized with the FSM clock  $clk$ , then  $X$  may change at any time during the clock period. If this is the case then it is not possible to guarantee satisfaction of the setup and hold requirements of the state register and the output, regardless of how large the clock period ( $T$ ), or how much delay is inserted in the signal paths. If the input  $X$  to a DFF changes during the required setup and hold interval. Three things may happen:

1. The DFF may remain in the same state  $S_0$ .
2. The DFF may change to next state  $S_1$ .
3. The DFF may enter a prolong period of transition, where it oscillates between the 0 and 1 regions, before resolving to 0 or 1.



If the input  $X$  changes at a time that causes  $D=f(X,Q)$  to change during the required setup and hold interval, then some bits of  $Q$  may respond to old value of  $X$  and some to the new value. For the given FSM at state  $Q=Q_1Q_2=01$ , if  $X$  changes from 0 to 1 but the change occurs at such a time the first bit,  $Q_1$ , of the state register responds to the old value of  $X$ , while the second bit,  $Q_2$ , responds to the new value. The FSM would then make a transition to state 00. Then the FSM goes to state 11 in the next clock period. But it should have gone to, and stayed in state 10.

### Input Synchronizer using DFF



There are two possible response due to  $X(u)$  0 to 1 transition:


$X(s) \Rightarrow 1$  immediately

$X(s) \Rightarrow 1$  delayed by one clock period.

## Design Example

The process of designing a FSM may be decomposed into four steps:

1. Construct a sequential machine that exhibits the desired sequential behavior.
2. Code the sequential machine.
3. Design a combinational network to implement the next state and output functions.
4. Establish timing.



X is assumed synchronized to the clock.

Q1Q0

X	00	01	11	10
0	1	X	1	1
1	1	X	0	1

$$D1=(X \text{ and } Q0)'$$

Q1Q0

X	00	01	11	10
0	1	X	1	1
1	0	X	0	1

$$D0=X' + Q1 \text{ and } Q0'$$

Q1Q0


X	00	01	11	10
0	0	X	0	0
1	1	X	1	0


$$Y1=D0'$$

Q1Q0

X	00	01	11	10
0	1	X	0	0
1	0	X	1	0

$$Y0=X' \text{ and } Q0' + X \text{ and } Q0$$





### Sequence of Events

$$D=f(X,Q)$$

In (1)  $\text{Clk}\downarrow$  latch the value of  $D=a$  (the next state), which causes a change in  $Q$  after  $T_{pde}^Q$  later at (2), the change in  $Q$  subsequently change  $D=b$  (the subsequent state) after  $T_{pde}^{Q-D}$  later at (3),  $D=b$  is then latch  $T_{stp}^D$  later at (4). That is

$$T_{clk} \geq (T_{pde}^Q)_{\max} + (T_{pde}^{Q-D})_{\max} + (T_{stp}^D)_{\min}$$

At (4)  $D=b$  is latch,  $Q$  start to change  $T_{pdb}^Q$  later at (5). When  $Q$  change it also cause  $D$  start to change

$T_{\text{pdb}}^{Q-D}$  later at (6), which is the end of hold time of  $D=b$ .

### Setup Time Constraint

$$Q \Rightarrow D : T_{\text{clk}} \geq (T_{\text{pde}}^Q)_{\text{max}} + (T_{\text{pde}}^{Q-D})_{\text{max}} + (T_{\text{stp}}^D)_{\text{min}}$$

$$X \Rightarrow D : T_{\text{clk}} \geq (T_{\text{pde}}^X)_{\text{max}} + (T_{\text{pde}}^{X-D})_{\text{max}} + (T_{\text{stp}}^D)_{\text{min}}$$

### Hold Time Constraint

Must ensure that the changes at Q and X that occur at the beginning of each clock period do not propagate to D too quickly.

$$Q \Rightarrow D : (T_{\text{pdb}}^Q)_{\text{min}} + (T_{\text{pdb}}^{Q-D})_{\text{min}} \geq (T_{\text{hld}}^D)_{\text{min}}$$

$$X \Rightarrow D : (T_{\text{pdb}}^X)_{\text{min}} + (T_{\text{pdb}}^{X-D})_{\text{min}} \geq (T_{\text{hld}}^D)_{\text{min}}$$

### Consider Constraint on output $Y=f(X,Q)$

$$Q \Rightarrow Y : T_{\text{clk}} \geq (T_{\text{pde}}^Q)_{\text{max}} + (T_{\text{pde}}^{Q-Y})_{\text{max}} + (T_{\text{stp}}^Y)_{\text{min}}$$

$$X \Rightarrow Y : T_{\text{clk}} \geq (T_{\text{pde}}^X)_{\text{max}} + (T_{\text{pde}}^{X-Y})_{\text{max}} + (T_{\text{stp}}^Y)_{\text{min}}$$

$$Q \Rightarrow Y : (T_{\text{pdb}}^Q)_{\text{min}} + (T_{\text{pdb}}^{Q-D})_{\text{min}} \geq (T_{\text{hld}}^D)_{\text{min}}$$

$$X \Rightarrow Y : (T_{\text{pdb}}^X)_{\text{max}} + (T_{\text{pdb}}^{X-Y})_{\text{max}} \geq (T_{\text{hld}}^Y)_{\text{min}}$$

### Device and Signal Specifications:

Requirements :  $T_{\text{stp}}^D \geq 3\text{ns}$   $T_{\text{hld}}^D \geq 0\text{ns}$  (Next state Data duration)

Requirements :  $T_{\text{h}}^{\text{clk}} \geq 6\text{ns}$   $T_{\text{l}}^{\text{clk}} \geq 7\text{ns}$  (Clock duration)

Guarantees :  $3\text{ns} \leq T_{\text{pd}}^Q \leq 10\text{ns}$  (DFF delay)

Guarantees :  $2\text{ns} \leq T_{\text{pd}}^{\text{gate}} \leq 6\text{ns}$  (Gate delay)

Guarantees :  $T_{\text{pdb}}^X \geq 4\text{ns}$   $T_{\text{pde}}^X \leq 20\text{ns}$  (Input delay)

Requirements :  $T_{\text{stp}}^Y \geq 10\text{ns}$   $T_{\text{hld}}^Y \geq 5\text{ns}$  (Output duration)

### Setup Constraint Determine Tclk

This determine the operating speed of your design. It involves finding the longest propagation delay path.

$Q \Rightarrow D$ :

$Q1 \Rightarrow U2 \Rightarrow U3 \Rightarrow D0$

$Q0 \Rightarrow U1 \Rightarrow D1$

$Q0' \Rightarrow U2 \Rightarrow U3 \Rightarrow D0$   
 $X \Rightarrow D:$   
 $X \Rightarrow U1 \Rightarrow D1$   
 $X \Rightarrow U3 \Rightarrow D0$

$Q \Rightarrow Y:$   
 $Q0' \Rightarrow U2 \Rightarrow U3 \Rightarrow U4 \Rightarrow Y1 *$   
 $Q0 \Rightarrow U5 \Rightarrow U7 \Rightarrow Y0$   
 $Q1' \Rightarrow U6 \Rightarrow U7 \Rightarrow Y0$   
 $Q1 \Rightarrow U2 \Rightarrow U3 \Rightarrow U4 \Rightarrow Y1 *$

$X \Rightarrow Y:$   
 $X \Rightarrow U8 \Rightarrow U6 \Rightarrow U7 \Rightarrow Y0 *$   
 $X \Rightarrow U5 \Rightarrow U7 \Rightarrow Y0$   
 $X \Rightarrow U3 \Rightarrow U4 \Rightarrow Y1$

\* The worst case has three gate propagation delay

$X \Rightarrow Y0$  (worst case)

$$T_{clk} \geq (T_{pde}^X)_{max} + (T_{pde}^{X-Y})_{max} + (T_{stp}^Y)_{min} = 20 + (6 + 6 + 6) + 10 = 48ns$$

### Hold Inequalities

To Satisfy the Hold Inequalities involve searching for the shortest signal path.

Candidate shortest path are:

$Q0 \Rightarrow U1 \Rightarrow D1$	$3 + 2 > 0 = (T_{hld}^D)_{min}$
$X \Rightarrow U1 \Rightarrow D1$	$4 + 2 > 0 = (T_{hld}^D)_{min}$
$Q1 \Rightarrow U6 \Rightarrow U7 \Rightarrow Y0$	$3 + 2 + 2 > 5 = (T_{hld}^Y)_{min}$
$X \Rightarrow U5 \Rightarrow U7 \Rightarrow Y0$	$4 + 2 + 2 > 5 = (T_{hld}^Y)_{min}$

All hold inequalities are satisfied. If any of the hold inequalities had not been satisfied, it would have been necessary to insert delay in the offending path using 2 inverters in series.

In conclusion the FSM will operate properly if

$$T_{clk} \geq 48 \text{ ns}$$

$$6 \text{ ns} \leq T_h^{clk} \leq 41 \text{ ns}$$

$$7 \text{ ns} \leq T_i^{clk}$$

