10.0 LOOPING Constructs

10.1 LOOP Statement

There are three types of loops: FOR, WHILE, and LOOP-EXIT. Autologic VHDL only supports the FOR loop construct.

10.1.1 FOR Loop

- Format:
  
  [label:] FOR loop_parameter IN discrete_range
  LOOP
  --sequential_statements
  END LOOP [label];

- Sequential statements are executed once for each value in loop parameter’s range.
- Loop parameter is implicitly declared and may not be modified within the loop or used outside loop.
- Implicitly declared means there does not have to be a variable declaration. The discrete_range can be subrange of integer or enumeration type.

Example:

```
PROCESS(signal_a)
BEGIN
  label_1: FOR index IN 0 TO 7 -- index is implicitly declared
  LOOP
    ray_out(index) <= ray_in(index);
  END LOOP label_1;
END PROCESS;
```

10.1.2 WHILE Loop

- Format:
  
  [label]: WHILE boolean_expression
  LOOP
  --sequential_statements
  END LOOP [label];

- boolean_expression is evaluated before each repetition of the loop.

Example:

```
P1: PROCESS(signal_a)
  VARIABLE index:INTEGER:=0;
BEGIN
  while_loop:
  WHILE index < 8 LOOP
    ray_out(index) <= ray_in(index);
    index:=index+1;
  END LOOP while_loop;
END PROCESS P1;
```
• Loop parameter is explicitly declared and can be any scalar type.
• If the loop parameter index in the above example is of type real, the corresponding boolean expression would be \text{Index < 8.0} and the increment would have to be \text{index:=index +1.0};

10.1.3 LOOP-EXIT Construct

• Format:
  \begin{verbatim}
  LOOP
    -- sequential_statements
    -- including decision_to_quit
  END LOOP;
  \end{verbatim}
• Does not contain an iteration scheme specifying how loop terminates.
• A decision to leave loop must be made from within loop.
• Can be terminated from within by: EXIT, NEXT

10.1.4 EXIT statement

• Used to break out of loops
• Only occurs within loops
• Format:
  \begin{verbatim}
  EXIT;
  EXIT loop_label;
  EXIT WHEN boolean_expression;
  EXIT loop_label WHEN boolean_expression
  \end{verbatim}
• EXIT command takes effect as soon as it is executed. Statements which appear after EXIT are not executed.

Example:

\begin{verbatim}
show_loops:
PROCESS(s)
  VARIABLE sum,cnt:INTEGER :=0;
BEGIN
  sum:=0; cnt:=0;
  first:LOOP
    cnt:=cnt+1;
    sum:=sum+cnt;
    EXIT WHEN sum > 100;
  END LOOP;
  second:LOOP
    cnt:=cnt+1;
    sum:=sum+cnt;
    IF cnt>100 THEN EXIT;
  END IF;
  END LOOP;
END PROCESS show_loops;
\end{verbatim}

NOTE: It is necessary to reset the variable \text{sum} and \text{cnt} to zero, even if their initial value is zero. Since, the initial value is not a reset value. It occurs only the first time the loop executed. Thereafter, each time the process is entered the value of the variable will be equal to the value assigned to the variable the last time the process was exited.

10.1.5 NEXT statement


• Causes completion of one of the iterations of an enclosing loop.
• Format:
  NEXT:
  NEXT loop_label;
  NEXT WHEN boolean_expression;
  NEXT loop_label WHEN boolean_expression;

Example:

next_xmpl:
PROCESS(s)
  VARIABLE temp,j:INTEGER:=0;
BEGIN
  temp:=0;j:=0;
  a_loop:FOR j IN 0 TO 7 LOOP
    j:=j+1;
    IF j>5 THEN
      NEXT a_loop;
    END IF;
    temp:=temp+1;
  END LOOP a_loop;
END PROCESS next_xmpl;

• NEXT without loop label causes the next iteration of the loop it is contained in to be executed. Control still remains within the loop’s iteration scheme.
• Loop label can refer to the label on any loop enclosing the NEXT statement.
• The NEXT statement causes completion of the current iteration. Statements which follow the NEXT are not executed. Control is transferred to the beginning of the loop and the next iteration is started.

Example: a four-to-sixteen decoder can easily be modeled and synthesize using the FOR loop.

```
1 PACKAGE my_intgr IS
2   SUBTYPE my_int IS INTEGER RANGE 0 TO 1;
3 END my_intgr;
4
5 LIBRARY IEEE, ARITHMETIC;
6 USE IEEE.STD_LOGIC_1164.ALL;
7 USE ARITHMETIC.STD_LOGIC_ARITH.ALL;
8 USE WORK.my_intgr.ALL;
9
10 ENTITY dec4_16 IS
11   PORT(in_array: IN ARRAY(0 TO 3) OF my_int;
12              out_array: OUT ARRAY(0 TO 15) OF my_int);
13 END dec4_16;
14
15 ARCHITECTURE archdec4_16 OF dec4_16 IS
16 BEGIN
17   PROCESS(in_array)
18   BEGIN
19     VARIABLE index: INTEGER RANGE 0 TO 15;
20     BEGIN
21       index :=0;
22       FOR i IN in_array’RANGE LOOP
23           index := index + (2**i)*in_array(i);
24       END LOOP;
25     END;
26   END PROCESS;
27 END archdec4_16;
```
23    END LOOP;
24
25    FOR j IN 0 TO 15 LOOP
26        out_array(j) <= 0;
27    END LOOP;
28    out_array(index) <= 1;
29    END PROCESS;
30 END archdec4_16;

NOTE: the use in_array'RANGE attribute to determine the index range.
in_array is an array of type integer with range 0 to 1.

10.2.1 Variable Use With Conditionals

When assigning to variables with conditional assignments, you must ensure that the variable is always assigned to, otherwise AutoLogic VHDL stops during compilation with an unsynthesizeable internal state error. AutoLogic VHDL does not build transparent latches for variables.

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY varx IS
4  PORT(in : IN STD_LOGIC;
5                          out : OUT STD_LOGIC);
6 END varx;
7 ARCHITECTURE archvarxOF varx IS
8 BEGIN
9     PROCESS(in)
10     BEGIN
11         VARIABLE x:STD_LOGIC;
12         BEGIN
13             IF(in='1') THEN
14                x:='1';
15            ELSIF (in='0') THEN
16                x:='0';
17            END IF;
18            END PROCESS;
19            out <= x;
20        END archvarx;
Note x is a STD_LOGIC variable, which has nine possible values. Seven values were not accounted for. Since AutoLogic VHDL does not build transparent latches for variables. The above code cannot be synthesized.

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY varx IS
  PORT(in : IN STD_LOGIC;
       out : OUT STD_LOGIC);
END varx;
ARCHITECTURE archvarxOF varx IS
BEGIN
  PROCESS(in)
  BEGIN
    IF(in='1') THEN
      x:='1';
    ELSE
      x:='0';
    END IF;
    out  <=x;
  END PROCESS;
END archvarx;
```

NOTE x is now always defined. This code is now synthesizeable.

If replaced variable x to signal x .

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY sigx IS
  PORT(in : IN STD_LOGIC;
       out : OUT STD_LOGIC);
END sigx;
ARCHITECTURE archsigxOF sigx IS
  SIGNAL x : STD_LOGIC;
BEGIN
  PROCESS(in)
  BEGIN
    IF(in='1') THEN
      x<='1';
    ELSE
      x<='0';
    END IF;
    out  <=x;
  END PROCESS;
END archvarx;
```

In line 17 if x is a signal, it must also appears in the process sensitivity list, otherwise the new value of x will not be assigned to out. NOTE a variable cannot appears in the process sensitivity list. The above code is still not synthesizeable.
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY sigx IS
  PORT(in : IN STD_LOGIC;
       out : OUT STD_LOGIC);
END sigx;
ARCHITECTURE archvarx OF varx IS
  SIGNAL x : STD_LOGIC;
BEGIN
  PROCESS(in, x)
  BEGIN
    IF(in='1') THEN
      x<='1';
    ELSE
      x<='0';
    END IF;
    out  <=x;
  END PROCESS;
END archvarx;

This is now synthesizeable.

10.2.2 Signal Use with Conditionals

AutoLogic VHDL does not support processes where a signal requiring a latch is used on the right-hand-side of an expression or assignment. This restriction is removed if the signal appears in the sensitivity list.

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY signalx IS
  PORT(e, in1, in2 : IN STD_LOGIC;
       out : OUT STD_LOGIC);
END signalx;
ARCHITECTURE archsignalx OF signalx IS
  SIGNAL temp: STD_LOGIC;
BEGIN
  PROCESS(e, in1, in2, temp)
  BEGIN
    IF(e='1') THEN
      temp<= in1 AND in2;
    ELSE
      temp<= '0';
    END IF;
    out <= temp;
  END PROCESS;
END archsignalx;

The value of temp is only updated whenever e='1', implies that the signal out in line 16 must remember the previous value of temp. This code will synthesize temp with feedback through a transparent latch.
If the feedback is not desired, and what you really want is to latch the result of the and operation, then the assignment to the signal out should be done outside the process using a concurrent signal assignment. The modified code is given below:

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY signalx IS
4    PORT(e, in1, in2 :IN STD_LOGIC;
5                out : OUT STD_LOGIC);
6  END signalx;
7  ARCHITECTURE archsignalx OF signalx IS
8    SIGNAL temp: STD_LOGIC;
9  BEGIN
10    PROCESS(e, in1, in2, temp)
11       VARIABLE x:STD_LOGIC;
12       BEGIN
13       IF(e='1') THEN
14          temp<= in1 AND in2;
15       END IF;
16     END PROCESS;
17     out <= temp;
18  END archsignalx;

The synthesized result is: