# Lab 5: Structural Modeling Using Regular Structure

The basic idea of iterative (or regular) circuits is to decompose a function into a set of simpler functions that can cascaded together. The chain of cascaded circuits incrementally computes the desired function. We will use 2-bit to represent 3 possible comparison results. 00(a=b), 01(a<b), 10(a>b), and 11(not use). Denote (c\_in1, c\_in0) to be the comparison result of the previous high-order bit and denote (c\_out1,c\_out0) be the current comparison result. The truth table of bit comparison is given in TABLE 1.



Figure 1. Bit\_compare block diagram

c_in1	c_in0	а	b	c_out1	c_ou0	comment
0	0	0	0	0	0	a=b
0	0	0	1	0	1	a <b< td=""></b<>
0	0	1	0	1	0	a>b
0	0	1	1	0	0	a=b
0	1	0	0	0	1	a <b< td=""></b<>
0	1	0	1	0	1	a <b< td=""></b<>
0	1	1	0	0	1	a <b< td=""></b<>
0	1	1	1	0	1	a <b< td=""></b<>
1	0	0	0	1	0	a>b
1	0	0	1	1	0	a>b
1	0	1	0	1	0	a>b
1	0	1	1	1	0	a>b
1	1	0	0	Х	Х	?
1	1	0	1	Х	Х	?
1	1	1	0	Х	Х	?
1	1	1	1	Х	Х	?

TABLE 1.	Bit Cor	mparison	truth	Table
		inpar ison	u uu	Lanc

The above table can be summarize as follows:

- 1. If the previous comparison is equal (00), then the next comparison result is set according to the relative values of a and b. That is, 00 if a=b; 01 if a<b; 10 if a>b.
- 2. If the previous is not equal (01 or 10), then next comparison result is to (01 or 10) irrespective of the values a and b.
- 3. The previous comparison result of 11 is not being used. It represent a don't care condition.

The simplified expression for the comparison output is given below:

 $c_{out1} = a b' c_{in0}' + c_{in1}$  $c_{out0} = a' b c_{in1}' + c_{in0}$ 

# **Bit\_Compare Logic Architecture**

Library ieee; Use ieee.std\_logic\_1164.all; Use ieee.std\_logic\_arith.all;

ENTITY bit\_compare IS PORT(a, b, c\_in1, c\_in0: IN BIT; c\_out1, c\_out0: OUT BIT));

END bit\_compare;

Architecture logic of bit\_conpare is Begin

c\_out1<=(a AND NOT(b) AND NOT(c\_in0)) OR c\_in1; c\_out0<=( NOT ( a )AND b AND NOT(c\_in1)) OR c\_in0;

end logic;



Library ieee; Use ieee.std\_logic\_1164.all; Use ieee.std\_logic\_arith.all;

ENTITY compare8 IS PORT (a, b : IN BIT\_VECTOR(7 DOWNTO 0); c\_in : IN BIT\_VECTOR(1 DOWNRO 0); c\_out : OUT BIT\_VECTOR(1 DOWNTO 0));

END compare8;

## **Architecture 1: Abstract Behavior Modelling**

ARCHITECTURE abstract\_behavior of compare8 IS BEGIN PROCESS(c\_in,a, b) BEGIN IF(c\_in="00") THEN IF(a=b) THEN c\_out<="01"; ELSIF(a<b) THEN c\_out<="01"; ELSIF(a>b) THEN c\_out<="10"; END IF; ELSIF(c\_in="01") THEN c\_out<="10"; END IF; END IF; END PROCESS; END abstract\_behavior;

## **Architecture 2: Manual Structural Modelling**

ARCHITECTURE man\_struct OF compare8 IS COMPONENT bit\_compare PORT(a, b, c\_in1, c\_in0: IN BIT; c\_out1, c\_out0: OUT BIT)); END COMPONENT;

SIGNAL c\_int1, c\_int0: BIT\_VECTOR(7 DOWNTO 1);
For all: bit\_compare use entity work.bit\_compare(logic);

#### BEGIN

C7: bit\_compare PORT MAP(a(7), b(7), c\_in(1), c\_in(0), c\_int1(7), c\_int0(7)); C6: bit\_compare PORT MAP(a(6), b(6), c\_int1(7), c\_int0(7), c\_int1(6), c\_int0(6)); C5: bit\_compare PORT MAP(a(5), b(5), c\_int1(6), c\_int0(6), c\_int1(5), c\_int0(5)); C4: bit\_compare PORT MAP(a(4), b(4), c\_int1(5), c\_int0(5), c\_int1(4), c\_int0(4)); C3: bit\_compare PORT MAP(a(3), b(3), c\_int1(4), c\_int0(4), c\_int1(3), c\_int0(3)); C2: bit\_compare PORT MAP(a(2), b(2), c\_int1(3), c\_int0(3), c\_int1(2), c\_int0(2)); C1: bit\_compare PORT MAP(a(1), b(1), c\_int1(2), c\_int0(2), c\_int1(1), c\_int0(1)); C0: bit\_compare PORT MAP(a(0), b(0), c\_int1(1), c\_int0(1), c\_out(1), c\_out(0));

END man\_struct;

#### Architecture 3: Generated Structural Modelling

ARCHITECTURE gen\_struct OF compare8 IS COMPONENT bit\_compare PORT(a, b, c\_in1, c\_in0: IN BIT; c c\_out1, c\_out0: OUT BIT)); END COMPONENT; SIGNAL c\_int1, c\_int0: BIT\_VECTOR(7 DOWNTO 1); --- FOR ALL: bit\_compare USE ENTITY work.bit\_compare(logic); BEGIN CASCADE: --Iteration generate FOR i IN 7 DOWNTO 0 GENERATE INPUT\_CASE: IF (i=7) GENERATE C7: bit\_compare PORT MAP (a(i), b(i), c\_in(1), c\_in(0), c\_int1(i), c\_int0(i)); END GENERATE INPUT\_CASE;

NORMAL\_CASE: IF(i<=6 AND i>=1) GENERATE CX: bit\_compare PORT MAP(a(i), b(i), c\_int1(i+1), c\_int0(i+1), c\_int1(i), c\_int0(i)); END GENERATE NORMAL\_CASE;

OUTPUT\_CASE: IF(I=0) GENERATE C0: bit\_compare PORT MAP (a(I), b(I), c\_int1(I+1), c\_int0(I+1), c\_out(1), c\_out(0)); END GENERATE OUTPUT CASE; END GENERATE CASCADE;

#### END gen\_struct;

## Assignments

- 1. Create a testbench to verify that each of the three architectures is working correctly.
- 2. Synthesis each of the three architectures.
- 3. Compare the total area of each of the synthesized architectures. The total area is proportional to the circuit complexity.
- 4. Determine the longest path from input to output of each of the three architectures. This is determined by tracing each of the signal paths from input to output, and counting the number of gates traversed. The longest path is the path with the most gates traversed. This is proportional to propagation delay.