# Lab 4: Comparing Adder with Different Architectures

## **Entity Declaration**

-- ENTITY description for Lab 4

-- -----

LIBRARY ieee; USE ieee.std\_logic\_1164.all; use ieee.std\_logic\_signed.all; use ieee.std\_logic\_arith.all;

--ENTITY adder IS PORT (a\_in, b\_in : IN std\_logic\_vector(7 downto 0); c\_out : OUT std\_logic\_vector(7 downto 0)); end adder;

--

-- Your Architecture description will follow here

-- a different one for each of the three architectures

-- for example, if your are creating an "abstract\_behavior"

-- architecture

```
ARCHITECTURE abstract_behavior of adder IS
```

BEGIN

END abstract\_behavior;

# Architecture 1: abstract\_behavior

ARCHITECTURE abstract\_behavior of adder IS

### BEGIN

 $c_out \ll a_in + b_in;$ 

END abstract\_behavior;

# Architecture 2: ripple\_carry\_adder

ARCHITECTURE ripple\_carry\_behavior of adder IS

BEGIN add\_proc : PROCESS (a\_in, b\_in)

```
variable s: std_logic_vector (7 downto 0);
variable c: std_logic;
BEGIN
c := '0';
FOR i IN 0 TO 7 LOOP
s(i) := a_in(i) XOR b_in(i) XOR c;
c := (a_in(i) AND b_in(i)) OR (a_in(i) AND c) OR (b_in(i) AND c);
END LOOP;
c_out <= s;
END PROCESS add_proc;
END ripple_carry_behavior;
```

## Architecture 3: carry\_look\_ahead\_adder

```
ARCHITECTURE carry_look_ahead_behavior OF adder IS
                        :
                             STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL
          sum
SIGNAL
                         :
                             STD_LOGIC_VECTOR(7 DOWNTO 0);
         q
SIGNAL
                        :
                            STD_LOGIC_VECTOR(7 DOWNTO 0);
        р
SIGNAL c_internal : STD_LOGIC_VECTOR(7 DOWNTO 1);
SIGNAL carry_in : STD_LOGIC;
BEGIN
sum <= a_in XOR b_in;</pre>
-- Carry_generate (g) and carry_propagate (p) signals.
g <= a_in AND b_in;
p <= a_in OR b_in;</pre>
-- Recursive expansion allowing the adder to 'look ahead'
-- and determine if carry signals will be required.
PROCESS (g,p,c_internal)
BEGIN
carry_in <= '0';</pre>
c_internal(1) <= g(0) OR (p(0) AND carry_in);</pre>
     FOR i IN 1 TO 6 LOOP
     c_internal(i+1) <= g(i) OR (p(i) AND c_internal(i));</pre>
     END LOOP;
END PROCESS;
-- Assign final values to c_out signal
c_out(0) <= sum(0) XOR carry_in;</pre>
c_out(7 DOWNTO 1) <= sum(7 DOWNTO 1) XOR c_internal(7 DOWNTO 1);</pre>
END carry_look_ahead_behavior;
```

# TEST BENCH for Lab 4

\_\_\_\_\_

-- TEST BENCH for Lab 4

--LIBRARY work; USE work.all; LIBRARY ieee; USE ieee.std\_logic\_1164.all; USE ieee.std\_logic\_unsigned.all; USE ieee.std\_logic\_arith.all;

---ENTITY testbench\_adder IS --END testbench\_adder;

#### ARCHITECTURE behavioral\_testbench of testbench\_adder IS

#### COMPONENT adder

#### END COMPONENT;

-- initialization

SIGNAL a\_in : std\_logic\_vector (7 downto 0) := "00000000";

SIGNAL b\_in : std\_logic\_vector (7 downto 0) := "00000000";

SIGNAL c\_out : std\_logic\_vector (7 downto 0) := "00000000";

SIGNAL c\_test : std\_logic\_vector (7 downto 0) := "11111111";

```
-- you will have to change this for each of the three
```

-- different architectures that you develop

-- for example, with the generic\_adder model you would use

---

---

for all : adder use entity work.adder(abstract\_behavior);

### BEGIN

U1 : adder PORT MAP ( a\_in, b\_in, c\_out);

a\_in <= "00000000", "00000001" after 100 ns,

"00000000" after 125 ns, "00000000" after 150 ns, "11111110" after 175 ns, "111111111" after 200 ns, "01010101" after 225 ns, "10101010" after 250 ns, "11110000" after 275 ns, "00000000" after 300 ns; b\_in <= "00000000", "00000000" after 100 ns, "10000000" after 125 ns, "011111111" after 150 ns, "00000001" after 175 ns, "00000001" after 200 ns, "10101011" after 225 ns, "01010101" after 250 ns, "00011111" after 275 ns, "00000000" after 300 ns; -- here"s where we compare our results to the "known -- good" results

5

PROCESS (a\_in, b\_in, c\_test)

VARIABLE test\_ok : std\_logic;

#### BEGIN

c\_test <= a\_in + b\_in; IF c\_test = c\_out THEN

test\_ok := '1';

ELSE

test\_ok := '0';

END IF;

END PROCESS;

END behavioral\_testbench;

## **Assignments:**

- 1. Using the provided testbench verify that each of the three architectures are working correctly.
- 2. Synthesis each of the three architectures.
- 3. Determine the longest path from input to output of each architecture.
- 4. Compute the propagation gate delay of the longest path of each architecture by adding all the gate delay of each gate in the longest path, according to the following table:

Gate Delay	Gate Type
1	Inv, or, nor, and, nand
2	Xor, xnor